


# Ti-Island-Catalyzed Si Nanowire: Growth on (112) Substrate and Behavior of Its Vertical MOS Structure

SNF Researcher: Qiang Tang

Principal Investigator: Prof. James S. Harris, Dept. of Materials Science and Engineering, Stanford University


As devices in modern integrated circuits become smaller and smaller, the required sub-100nm feature sizes become difficult and expensive to produce. New nano-scale assembling technology, such as catalyzed nanowires growth and quantum dot growth, may benefit integrated-circuit production by eliminating critical lithography step. Among the metals that have been used for Si nanowire growth, the diffusivity and solubility of Ti in silicon are at least two orders of magnitude lower than that of Au, Fe, Zn, Ni, or Co. Therefore, Ti-catalyzed silicon nanowire is more compatible with integrated-circuit components and applications.

We have grown silicon nanowires catalyzed by Ti islands by molecular beam epitaxy (MBE) using  $\text{Si}_2\text{H}_6$  as the gas source. Approximately one monolayer of Ti was deposited on Si wafers at  $550^\circ\text{C}$  and then annealed above  $800^\circ\text{C}$  to form  $\text{TiSi}_2$  islands. The Si nanowires were then grown at  $500^\circ\text{C}$ ~ $600^\circ\text{C}$  by directing a  $\text{Si}_2\text{H}_6$  molecular beam toward the wafer, with the  $\text{TiSi}_2$  islands as seeds.



■ Si nanowires grown on Si(112) substrate at  $570^\circ\text{C}$  for 60min with 5 sccm  $\text{Si}_2\text{H}_6$  flow. SEM image at  $45^\circ$

The silicon nanowires are typically between 20 and 40 nanometers in diameter and several hundred nanometers long. The growth is typically along  $\langle 112 \rangle$  directions of Si crystal. With (112) Si substrate, Si nanowires perpendicular to the substrate surface are obtained. And the Si nanowires are n-type doped because of the background As flux from the MBE chamber. The wafer is then oxidized at  $800^\circ\text{C}$  to form 5nm of native silicon dioxide. Then, in consequence, a layer of 100nm silicon dioxide, a layer of 50nm tungsten as gate, and another layer of 300nm low temperature silicon oxide are deposited. The wafer is then polished down by 200nm and a layer of Ti is deposited as top contact. When applying negative voltage to the aluminum gate layer, the current going through the MOS structure are modulated by field effect.



Measured I-V curves of the vertical MOS structure.